A type-0 system subjected to a step input has:

Explanation:

A type-0 system has finite steady-state error for step input.

Explore more in Electronics and Communication Engineering: